

DON BOSCO INSTITUTE OF TECHNOLOGY, BANGALORE
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
(NBA Accredited Department)
ACADEMIC YEAR 2021-2022 (ODD SEM)

Question Bank

SUBJECT	:	VLSI DESIGN
SUB CODE	:	I8EC72
SEM	:	VII

Module 1

1. Explain the operation of NMOS transistor with its cross sectional view? *C0-1 RBT-L1*
2. Explain the operation of CMOS Logic? *C0-1, RBT-L1*
3. Write a note on the operation of assertive high switch & assertive low switch? *C0-1, L1*
4. Explain any 2 non ideal VI characteristics of MOS Transistors? *C01, L2*
5. Write a note on pass transistors & it's working? *C01, L2*

Module 2

6. Design 3 i/p NOR Gate using cmos logic? *C02, L2*
7. Write a note on β ratio effects of mos transistor *C01; L2*
8. Write a note on DC transfer characteristics of cmos transistor? *C01, L2*
9. Write a note on β ratio effects of mos transistor? *C01, L2*
10. Explain the operation of D latches & D flipflops? *C03, L2*

Module 3

11. Explain the n-well CMOS fabrication process *C01, L1*
12. Reduce the Scaling factor for Drain current, Power dissipation, Gate oxide and Power density in a constant field scaling model *C01, L2*
13. Write a note on two different types of Scaling models *C01, L2*
14. Explain MOSFET Oxide capacitance with schematic representation *C01, L3*

Module 4

15. Write short note on Voltage generator *C03, L1*

16. Write short note on voltage sense amplifier $C_0 3, L_2$
17. Derive the expression for (Charge up event) rise time and (Charge down event) fall time for pass transistor $C_0 3, L_3$
18. Write a note on linear delay model and Elmore delay model $C_0 3, L_3$
19. Find the output capacitance for 3 input nand gate with W/L ratio of PMOS 2:1 and NMOS 3:1 $C_0 3, L_3$

Module 5

20. Explain all the Manufacturing test principles $C_0 5, L_1$
21. Explain the working principle of BIST $C_0 5, L_2$
22. Explain Scan based design $C_0 5, L_2$
23. With the help of diagram, explain the conceptual Random access memory organization $C_0 4, L_2$
24. Explain Logic verification principles $C_0 5, L_1$

456

Professor & H.O.D
Dept. of Electronics & Communication
DON BOSCO INSTITUTE OF TECHNOLOGY
Bembalagodu, BANGALORE-560 024



Don Bosco Institute of Technology, Bangalore

(NAAC Accredited Institution)

Department of Electronics and Communication Engineering

(Approved AICTE, Accredited by NBA New Delhi & Permanently Affiliated to VTU)



SEMESTER: VII

Sub: VLSI Design -18EC72

Assignment-1, Academic Year- 2021-22

Group 1

01	Explain the operation of NMOS transistor with its cross sectional view?	L2, C01
02	Explain the operation of CMOS Logic?	L2, C01
03	Write a note on the operation of assertive high switch & assertive low switch?	L2 C01
04	Write a note on tri-state inverter & explain its operation ?	L1 C01
05	Explain the concept of 2:1 mux design using cmos logic & 2:1 inverting mux tri state inverter?	L2 C01
06	Explain any 2 non ideal VI characteristics of MOS Transistors?	L1 C01

Group 2

01	Explain the operation of PMOS transistor with its cross sectional view?	L2 C01
02	Design 3 i/p NAND Gate using cmos logic?	L2 C01
03	Write a note on transmission gates & its working?	L1 C01
04	Write a note on tri state buffer & explain its operation ?	L2 C01
05	Explain the concept of 4:1 mux design using tri state inverter?	L2 C01
06	Explain ideal VI characteristics of MOS transistor?reduce expression of Ids?	L2 C01

Group 3

01	Design 3 i/p NOR Gate using cmos logic?	L2, C01
02	Design the combinational logic circuit for $y=(AB+CD)'$	L2 C01
03	Write a note on pass transistors & its working ?	L2 C01

15B

Professor A. H. O. U.
Dept. of Electronics & Communication
DON BOSCO INSTITUTE OF TECHNOLOGY
Bangalore - 560078
www.dbit.ac.in

04	Write a note on β ratio effects of mos transistor?	L2 C01
05	Explain the operation of latches & flipflops?	L2 C01
06	Write a note on DC transfer characteristics of cmos transistor?	L1 C01



Don Bosco Institute of Technology, Bangalore

(NAAC Accredited Institution)

Department of Electronics and Communication Engineering

(Approved AICTE, Accredited by NBA New Delhi & Permanently Affiliated to VTU)



SEMESTER: VII

Sub: VLSI Design -18EC72

Assignment-2, Academic Year- 2021-22

Q. No.	QUESTIONS	Bloom's level
Group 1		
1	Explain the n-well CMOS fabrication process	L2
2	Explain Short-channel effects.	L2
3	Explain MOSFET Junction Capacitance with schematic representation	L2
4	Explain Logic verification principles	L1
5	Write a note Isolation fabrication technique.	L1
Group 2		
1	Explain the p-well CMOS fabrication process	L2
2	Write a note on two different types of Scaling models	L3
3	Explain MOSFET oxide capacitances with schematic representation	L2
4	Write a note on BIST & BILBO	L2
5	Explain the Photolithography and Czochralski methods.	L2
Group 3		
1	Explain Layout design rules.	L2
2	Explain the Techniques involved in CMOS fabrication design process	L2
3	Explain the Twin tub & Triple well CMOS fabrication process	L2
4	Explain Manufacturing test principles	L1
5	Write a note on scan based design	L1

+sb

Professor & H.O.D

Dept. of Electronics & Communication
DBS 18EC72
Date: _____

Q. No.	QUESTIONS	Bloom's level
Group 1		
1	With the help of diagram Explain The conceptual Random access memory organization	L2
2	List out the various configuration of Static RAM cell	L2
3	Explain the working of write operation of SRAM cell with timing diagram	L2
4	Explain the working of read operation of SRAM cell with timing diagram	L2
5	List out the various configuration of DRAM cell	L1
Group 2		
1	Write short note on Voltage generator	L2
2	Write short note on voltage sense amplifier	L3
3	Explain the different circuit design for convention CMOS latches	L3
4	Explain the circuit design for convention CMOS Flip-flops	L2
5	Explain resettable Flip-flops with diagrams	L2
Group 3		
1	Explain resettable latches with diagrams	L2
2	Derive the expression for (Charge up event) rise time and (Charge down event) fall time for pass transistor	L2
3	Write three stage depletion load NMOS dynamic shift register circuit driven with two phase clocking	L2
4	Write a note on linear delay model and Elmore delay model	L2
5	Find the output capacitance for 3 input anand gate with W/L ratio of PMOS 2:1 and NMOS 3:1	L3

+5b

*Professor A. H. D
Dept. of Electronics & Communications
DON BOSCO INSTITUTE OF TECHNOLOGY
Kemballapura, RANGA PURA, KARNAKA*



DON BOSCO INSTITUTE OF TECHNOLOGY, BANGALORE
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
(NBA Accredited Department)
ACADEMIC YEAR 2021-2022(ODD SEM)



SURPRISE TEST-I

SUBJECT :	VLSI Design
SUB CODE :	18EC72
SEM :	VII


ANSWER ANY TWO EACH QUESTION CARRIES 5M		
01	Explain MOS theory	L2,C01
02	Represent the expression $y=(A+B+C).D$	L2,C01

Asb

Professor & H.O.D
Dept. of Electronics & Communication
DON BOSCO INSTITUTE OF TECHNOLOGY
Bamalagedu, BANGALORE-560 074


surprise test - 1 [VLSI design - 18ECE72]
 - 5 M -

① Explain MOS theory.




(a) Accumulation.

- 2 M -



(b)

- 2 M -





Inversion region - 0 M -

Explanation
 - 9 M -

$$\bar{Y} = \overline{(A+B+C)D}$$

-5M-



DON BOSCO INSTITUTE OF TECHNOLOGY, BANGALORE
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
(NBA Accredited Department)
ACADEMIC YEAR 2021-2022 (ODD SEM)



SURPRISE TEST-II

SUBJECT	VI SI Design
SUB CODE	I8EC72
SEM	VII

ANSWER ANY TWO EACH QUESTION CARRIES 5M

01	Explain Layout design rules	L2,C02
02	Explain twin tub fabrication process	L2,C01
03	Manufacturing test principles	L1,C05





Asb

*Professor & H.O.D
Dept. of Electronics & Communication
DON BOSCO INSTITUTE OF TECHNOLOGY
Beechalegudu, BANGALORE-560 076*


Surprise test - 2

VLSI design - 18EG72


Twin tub fabrication process - 5M




window
oxide




on this of little
layer
1-2 μm.




n+ diffusion



Pattern
metalization



② Layout design rules. -5M-



③ manufacturing test principles -5M

- ① fault model
- ② Structural faults
Short cut & open circuit faults. Explanation in detail 2 1/2
- ③ Observability
Controllability
- ④ Fault coverage
- ⑤ Automatic test pattern Generation (ATPG)
- ⑥ Delay fault testing -2 1/2 M-



SEMESTER: VII

Sub: VLSI Design

Quiz-1, Academic Year-2021-22

1. VLSI technology uses _____ to form integrated circuit.
 - a) transistors
 - b) switches
 - c) diodes
 - d) buffers
2. Medium scale integration has _____
 - a) ten logic gates
 - b) fifty logic gates
 - c) hundred logic gates
 - d) thousands logic gates
3. _____ architecture is used to design VLSI.
 - a) system on a device
 - b) single open circuit
 - c) **system on a chip**
 - d) system on a circuit
4. Physical and electrical specification is given in _____
 - a) architectural design
 - b) logic design
 - c) system design
 - d) **functional design**
5. Gate minimization technique is used to simplify the logic.
 - a) **true**
 - b) false
6. nMOS devices are formed in
 - a) p-type substrate of high doping level
 - b) n-type substrate of low doping level
 - c) **p-type substrate of moderate doping level**
 - d) n-type substrate of high doping level
7. In depletion mode, source and drain are connected by _____
 - a) insulating channel
 - b) conducting channel



- c) V_{dd}
 - d) V_{ss}
8. What is the condition for non-saturated region?
- a) $V_{ds} = V_{gs} - V_t$
 - b) V_{gs} lesser than V_t
 - c) V_{ds} lesser than $V_{gs} - V_t$
 - d) V_{ds} greater than $V_{gs} - V_t$
9. As source drain voltage increases, channel depth _____
- a) increases
 - b) **decreases**
 - c) logarithmically increases
 - d) exponentially increases
10. CMOS inverter has _____ output impedance.
- a) low
 - b) high
 - c) very high
 - d) none of the mentioned

VLSI Design - quiz 2 18ec72

55	9.6	Active
Responses	Average Score	Status

1. USN (0 point)

55
Responses

Latest Responses
"1DB18EC140"
"1DB18EC164"
"1DB18EC146"

Update

1 respondents (2%) answered **1DB18EC403** for this question.

1db18ec141
1DB18EC163 1DB18EC157 **1DB18EC16**
1DB17TE027 1DB18EC123 1DE
1DB17TE002 1DB18EC135 1DB19EC403 1DB18EC143 1E
1DB18EC128 1DB18EC119 1DB18EC13
1DB18EC154 1DB17TE015 1DB18EC13
1db18ec147

2. NAME (0 point)

55
Responses

Latest Responses
"Sonika D"
"HARSHITHA GK"
"suprith n c"

Update

8 respondents (15%) answered M for this question.

V GOKUL	Seema s	Spurthi S
YASHASWINI S	M P	Sahana S
Srinivas S	SYED V	SUPRITHI
Priyanka M	Sharanya M	Chandana M

3. SECTION (0 point)

55
Responses

Latest Responses
"C"
"C"
"C"

4. VLSI technology uses _____ to form integrated circuit. (1 point)

98% of respondents (54 of 55) answered this question correctly.

- | | | |
|----------------------------------|----------------|------|
| <input checked="" type="radio"/> | a) transistors | 54 ✓ |
| <input type="radio"/> | b) switches | 1 |
| <input type="radio"/> | c) diodes | 0 |
| <input type="radio"/> | d) buffers | 0 |



5. Medium scale integration has _____ (1 point)
 100% of respondents (55 of 55) answered this question correctly.

<input type="radio"/> a) ten logic gates	0
<input type="radio"/> b) fifty logic gates	0
<input checked="" type="radio"/> c) hundred logic gates	55 ✓
<input type="radio"/> d) thousands logic gates	0




6. _____ architecture is used to design VLSI (1 point)
 96% of respondents (53 of 55) answered this question correctly.

<input type="radio"/> a) system on a device	1
<input type="radio"/> b) single open circuit	1
<input checked="" type="radio"/> c) system on a chip	53 ✓
<input type="radio"/> d) system on a circuit	0



7. Physical and electrical specification is given in _____ (1 point)
 96% of respondents (53 of 55) answered this question correctly.

<input type="radio"/> a) architectural design	0
<input type="radio"/> b) logic design	1
<input type="radio"/> c) system design	1
<input checked="" type="radio"/> d) functional design	53 ✓




8. Gate minimization technique is used to simplify the logic (1 point)
 100% of respondents (55 of 55) answered this question correctly.

<input checked="" type="radio"/> a) true	55 ✓
<input type="radio"/> b) false	0



9. nMOS devices are formed in _____ (1 point)
96% of respondents (53 of 55) answered this question correctly.

- a) p-type substrate of high dopin... 2
 - b) n-type substrate of low dopin... 0
 - c) p-type substrate of moderate... 53 ✓
 - d) n-type substrate of high dopi... 0



10. In depletion mode, source and drain are connected by _____ (1 point)


100% of respondents (55 of 55) answered this question correctly.

- a) insulating channel 0
 - b) conducting channel 55 ✓
 - c) Vdd 0
 - d) Vss 0

11. What is the condition for non saturated region? (1 point)

80% of respondents (44 of 55) answered this question correctly.

- a) $V_{ds} = V_{gs} - V_t$ 11
 - b) V_{gs} lesser than V_t 0
 - c) V_{ds} lesser than $V_{gs} - V_t$ 44 ✓
 - d) V_{ds} greater than $V_{gs} - V_t$ 0



12. As source drain voltage increases, channel depth _____ (1 point)

96% of respondents (53 of 55) answered this question correctly.

- | | |
|--|------|
| <input type="radio"/> a) increases | 0 |
| <input checked="" type="radio"/> b) decreases | 53 ✓ |
| <input type="radio"/> c) logarithmically increases | 0 |
| <input type="radio"/> d) exponentially increases | 2 |



13. CMOS inverter has _____ output impedance. (1 point)

100% of respondents (55 of 55) answered this question correctly.

- | | |
|--|------|
| <input checked="" type="radio"/> a) low | 55 ✓ |
| <input type="radio"/> b) high | 0 |
| <input type="radio"/> c) very high | 0 |
| <input type="radio"/> d) none of the mentioned | 0 |



DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagodu, Mysore Road, Bengaluru – 560074

Ph:+91-80-28437028/29/30 Fax:+91-80-28437031

Department of ELECTRONICS and COMMUNICATION Engineering
Internal Assessment Test-I Odd Sem AY 2021-22

Course Name: VLSI Design

Course Code: 18EC72

Date: 18/11/2021

Semester & Section: 7th (A/B/C)

Max marks: 30

Time: 3 PM to 4 PM




*Note: Answer any Two full questions, choosing only One full question from each Module.
Each full question carry maximum of 15 marks*

Q NO	Module-1 Questions	MARKS	CO	RI
1	a) Write a note on DC transfer characteristics of CMOS transistor. b.) Write a note on β ratio effects of CMOS transistor.	10M	1	L1
	OR			
2	a) Explain the operation of D latches & D flip flops. b) Explain steps involved in VLSI Design flow.	10M	1	L2
	Module-2 Questions			
3	a) Design 3 i/p NOR Gate and Nand gate using cmos logic. b) Design the combinational logic circuit for $y = \overline{AB} + \overline{CD}$.	8M 7M	1 1	L3 L3
	OR			
4	a) Write a note on transmission gates . b) Explain ideal VI characteristics of MOS transistor? Deduce expression of I_{ds} .	5M 10M	1 1	L1 L2

Name & Signature of Course Instructor

ROOPAKAR - Reopakar

Scrutinized by (Name & Signature)

1) Dr. JPP 
16/11/20212) Dr. CVS 
16/11/20213) HOD- 
16/11/2021



Internal Assessment November 2021
SCHEME OF EVALUATION

Subject: VLSI DESIGN

Sub Code: 1BECT2

Faculty Name: RODPA K R


Semester VIIth
Max Marks: 30

SCHEME & SOLUTION


Marks

1a)

DC transfer characteristics of CMOS transistors :-



(2M)



(2M)

Region

Condition

PMOS

nmos

Dif

(3M)

A $0 \leq V_{in} \leq V_{tn}$

linear

Cut off

$V_o = V_{dd}/2$

B $V_{in} \geq V_{tn} \& V_{in} < V_{dd}/2$

Sat

lin

$V_o < V_{dd}/2$

C $V_{in} = V_{dd}/2$

Sat

Sat

$V_{out} \downarrow$

D $V_{dd}/2 < V_{in} \leq V_{dd}-V_{tp}$

lin

Sat

$V_o > V_{dd}/2$

E $V_{in} > V_{dd}/2 - V_{tp}$


Cut off

lin

$V_o = 0$

Explanation — 3m → Voltage w.r.t 3 different regions Explanation is needed.


1b) β Ratio Effects of mos transistor:-





$\beta_p/\beta_n > 1$ — Hi Skewed inverter
 condition $\beta_p/\beta_n < 1$ — low skewed inverter
 $\beta_p/\beta_n = 1$ — normal skew/unskewed.

2a) D latch Es DFF

D latch using MUX




D latch using TG





Explanation:

When $D=0$ $z_{tp} = 0$ wrt $D=1$ $z_{tp} = 1$ $clk=1$

DFF using latch



DFF using TG



Explanation

$D=0$ when $S=0, M=1$ (CLK=1) cfp
 $B=M=0$
 $\&$ when $S=1, M=0$ (CLK=0) cfp

5M

2b>

Design Specification

Design entry
HDL schematic editor

Functional simulation
logical verification

functionally
NO

YES

PPR

NO

NO

Design generated
YES

Timing Simulation
Timing Analysis

NO

NO

Timing specification

Flashing/fabrication into chip


Explanation:

- 1) I/O specifications
- 2) area utilization
- 3) power
- 4) routing.


Explanation

2M



3a) Nand = $A \cdot B \cdot C$




Ex NOR = $\overline{A+B+C}$



3b) $Y = \overline{AB+CD}$



4a) TG:



en/en	A	Y
0/1	0	z
0/1	1	z
1/0	0	0
1/0	1	1

5M

Explanation \rightarrow (2M)
 when $en=0$ $elp=z$ irrespective of i/p
 $en=1$ $elp=i/p$

4b) VI characteristics of MOS

10M

$$Q = C \cdot V \quad \text{charge in channel} \quad \text{--- (1M)}$$

$$\text{gate capacitance } C_g = \epsilon_{ox} \cdot \frac{WL}{t_{ox}} \quad \text{--- (1M)}$$

$$V = \mu E \quad \text{es} \quad I_{ds} = Q / L / V \quad \text{--- (1M)}$$

$$I_{ds} = \mu_c \epsilon_{ox} \frac{W}{L} \left[V_{gs} - V_t - \frac{V_{ds}}{2} \right] V_{ds} \quad \xrightarrow{\text{linear}} \text{linear} \quad \text{--- (2M)}$$

$$I_{ds} = \beta \left[V_{gs} - V_t - \frac{V_{ds}}{2} \right] V_{ds} \quad \left[\because V_{ds} = V_{gs} - V_t \right] \quad \left[\because \text{in sat} \right]$$

$$\beta = \mu_c \epsilon_{ox} \cdot W / L \quad \text{es} \quad K = \mu_c \cdot \epsilon_{ox} \quad \text{or} \quad \beta = \frac{K \cdot W}{L}$$

$$\therefore I_{ds} = \beta_b \left[V_{gs} - V_t \right]^2 \quad \xrightarrow{\text{saturation}} \text{saturation.} \quad \text{--- (3M)}$$

$$I_{ds} = \begin{cases} 0 & \text{cut off} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & \text{lin} \\ \beta_b \left(V_{gs} - V_t \right)^2 & \text{sat.} \end{cases}$$

Explanation
ep
diagram
(1M)

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalgodu, Mysore Road, Bengaluru - 560074

www.ijerpiit.ac.in Ph:+91-80-28437028/29/30 Fax:+91-80-28437031

Department of Electronics and Communication Engineering Internal Assessment Test-II

Course Name: VLSI Design

Course Code: 18EC72

Date:20/12/2021

Semester & Section: VII/A, B& C

Max marks: 30

Time: 3PM-4PM

Note: Answer any two full questions, choosing only one full question from each Module.

Each full question carry maximum of 15 marks.

Q NO	Module-2 Questions	MA RKS	CO	RBIL
1	a) Explain step by step n-well CMOS fabrication process b) Explain Lambda based layout design rules	10 5	CO1 CO2	L2 L2
	OR			
	a) Reduce the Scaling factor for Drain current, Power dissipation, Gate oxide and Power density in a constant field scaling model b) Explain Short-channel & Narrow channel effects with diagrams	7 8	CO1 CO1	L2 L2
Module-5 Questions				
3	a) Explain all the Manufacturing test principles b) Explain the working principle of BIST	10 5	CO5 CO5	L1 L2
	OR			
4	a) Explain Scan based design b) Explain MOSFET Oxide capacitance with schematic representation	7 8	CO5 CO1	L1 L2

Mrs. RKR

Mrs. SG

Mrs. BAB

Name & Signature of Course Instructor

Scrutinized by (Name & Signature)

1) Dr. J.P. ~~W~~ Tully

2) D9. CWS M&H 18/12/21

3) HOD-~~45B~~_(7,7,2)

Wayanad Education Trust
DON BOSCO INSTITUTE OF TECHNOLOGY
 Department Of Electronics and Communication Engineering
 Internal Assessment Test - I / 2 / 3
 SCHEME OF EVALUATION

Date: 16/12/21

Name of the Course: **VL SI Design**

Max Marks: **30**



Course Code: **18EC72**

Faculty Name: **PKR / SG / BAR**

Semester: **VII**

Page No: **30** Date: **16/12/2021**

Marks

Q.No	SCHEME & SOLUTION	Marks
1 a)		5/10 5/10 5/10 5/10 5/10 5/10
1 b)		5/10 5/10 5/10 5/10 5/10 5/10 5/10 5/10

2(a)

Drain Current :

$$I_{Dl(\text{on})} = \frac{k_n}{2} [d(v_{gs}^1 - v_T^1) \cdot v_{DS}^1 - v_{DS}^2] \quad (3M)$$

$$= \frac{k_n}{2s} (d(v_{gs} - v_T) v_{DS} - v_{DS}^2) = \frac{I_0 C_{\text{in}}}{s} \quad \overline{(3M)}$$

Power Dissipation :

$$P' = I_D^1 V_{DS}^1 = \frac{1}{s} \cdot I_D \cdot \frac{1}{s} \cdot v_{DS} = \frac{1}{s^2} I_D \cdot v_{DS} \quad (3M)$$

$$P' = P \mid s^2 .$$

Gate Oxide : $C_g = \omega \cdot L \cdot C_{\text{ox}} = (\omega \cdot \frac{1}{s}) (L \cdot k) \quad (3M)$
 (Con.s)

$$C_g = \frac{1}{s} \cdot L \cdot \underline{\omega} \cdot C_{\text{ox}}$$


Power Density :-

$$P'/\text{Area} = P/\text{Area}$$

2(b)

Short-channel effects:

1. Electron drift characteristics in channel
2. Modification of Threshold voltage



- ↳ Due to channel length shortening, effective channel length is reduced.
 - ↳ Carrier velocity in channel is func of normal electric field component. (JM)
 - ↳ Threshold vtg of short channel MOSFET


$$V_{TO}(\text{short channel}) = V_{TO} - \alpha V_{TO}$$

Narrow channel effects:



- Narrow channel \rightarrow Actual threshold voltage of a device is modified.

$$V_{TO}(\text{Narrow channel}) = V_{TO} + \Delta V_{TO}$$

- V_{TO} (Narrow channel) = V_{TO}
 ↳ Threshold voltage increases as a result
 of extra depletion region.



- 3a) i. Fault Models  stuck-at faults
short | open ckt model (3M)



2. Observability: Ability to determine the signal value at any node by controlling the circuit's inputs and observing the outputs.

3. Controllability: Ability to establish signal values at any node in a circuit by setting values at circuit's inputs.



4. Fault coverage:

For test vectors applied, what % of internal nodes were checked defines the fault coverage.


5. ATPG: To reduce the complexity of circuit, ATPG methods are used which aim to achieve excellent fault coverage.


6. Delay fault Testing:

Failures occur in CMOS affects the functionality.



3(b)






(2M)

(5M)

PRSG

n bit LFSR can be converted into n -bit CFSR by adding $n-1$ \oplus NOR gate (1M)

4(a) serial scan is parallel scan



(3M)

(5M)



Parallel scan - basic structure (2M)

- ↳ Scan register is a D flip-flop preceded by mux
- ↳ SCAN = 1 , Data is loaded from SI pin (2M)
- ↳ SCAN = 0 , Register stores the data on D input.


$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_{gs} = C_{ox} \cdot w \cdot L_D$$


$$C_{GD} = C_{ox} \cdot w \cdot L_D$$



(b) Linear



(a) Cut off



(c) Saturation

Capacitance	Cutoff	Linear	Saturation
$C_{gb} (\text{total})$	$C_{ox} \cdot w \cdot L$	0	0
$C_{gt} (\text{total})$	$C_{ox} \cdot w \cdot L_D$	$\frac{1}{2} C_{ox} \cdot w \cdot L + C_{ox} \cdot w \cdot L_D$	$C_{ox} \cdot w \cdot L_D$
$C_{gc} (\text{total})$	$C_{ox} \cdot w \cdot L_D$	$\frac{1}{2} C_{ox} \cdot w \cdot L + C_{ox} \cdot w \cdot L_D$	$\frac{2}{3} C_{ox} \cdot w \cdot L + C_{ox} \cdot w \cdot L_D$

USN

I	D	B						
---	---	---	--	--	--	--	--	--



Wayanad Education Trust ®

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagod, Mysore Road, Bengaluru – 560074

www.dbit.co.in Ph. +91-80-28437028/29/30 Fax. +91-80-28437031

Department of Electronics and Communication Engineering

Internal Assessment Test-II Odd Sem AY 2021-22



*M
17/01/2022*

Course Name: VLSI DESIGN

Course Code: 18EC72

Date: 17/01/2022

Semester & Section: 7 A, B, C

Max marks: 30

Time: 09.00 PM TO 3.00 PM

Note: Answer any Two full questions, choosing only One full question from each Module. Each full question carry maximum of 15 marks

Q NO		Module-4 Questions	MARKS	CO	RBTL
1	a	With the help of diagram Explain The conceptual Random access memory organization	8M	4	L1
	b	Explain the working of write operation of SRAM cell with timing diagram	7M	4	L1
OR					
2	a	List out the various configuration of DRAM cell	8M	4	L2
	b	Write short note on Voltage generator	7M	4	L1
Module-3 Questions					
3	a	Derive the expression for (Charge up event) rise time and (Charge down event) fall time for pass transistor	8M	3	L2
	b	Explain the different circuit design for conventional CMOS latches	7M	3	L1
OR					
4	a	Write a note on linear delay model and Elmore delay model	8M	3	L1
	b	Find the output capacitance for 3 input NAND gate with W/L ratio of PMOS 2:1 and NMOS 3:1	7M	3	L2

*P. A.
17/01/2022*

*1. Dr. JPP. 17/01/2022
2. OR- CNS RA 17/01/22
HOD. TEB 17/01/22*

Subject: VLSI design
Sub Code: 18EC72



Faculty Name: Bhavya A.B

Internal Assessment November 2021
SCHEME OF EVALUATION


Semester VII C
Max Marks: 30

Q. No.	SCHEME & SOLUTION	Marks
Conceptual	<p>random access memory organization</p> <p>bit line 2^M</p> <p>Row 1, Row 2, ..., Row 2^N</p> <p>Column decoder B_1, B_2, \dots, B_m</p> <p>memory cell</p> <p>$(2^N \cdot 2^M)$ total</p>	7.11
Conceptual RAM memory array organisation	<p>total no. of memory cell in array: $2^N \times 2^M$.</p> <p>i. $N \rightarrow$ no. of rows $\rightarrow 2^N$ rows totally</p> <p>ii. $M \rightarrow$ no. of column $\rightarrow 2^M$ columns totally</p> <p>iii. CS \rightarrow Control Signal Selects. + control signal.</p> <p>iv. WE \rightarrow write enable</p> <p>v. we have address line, data line & control line.</p> <p>Explanation - LHM -</p>	

46) SRAM cell write operation



Voltage level in the SRAM cell at the beginning of write operation







SRAM core operation: write timing

Explanation
-1H-

Q) DRA Configuration

2M-



various ⑥ configuration of dynamic cell.

Explanation - 2M-

- ① 4 transistor DRAM cell with 2 storage nodes, in write operation WL is enabled, read operation is enable for read
- ② 3 transistor DRAM cell: only one data for storing,
- ③ 2 transistor DRAM cell: 1 transистor DRAM cell, 1 is industry HT
- ④ 1 transistor + 1 capacitor DRAM, for read & write operation

Q5) Voltage generators

- 4 types of voltage generators they are
- (i) Internal voltage generator (V_{INT})
- (ii) Half VDD generator ($V_{BL} \& V_r$)
- (iii) Substrate bias generator (V_{BB})
- (iv) Boosted voltage generator (V_{PP})






Fig a Internal Voltage generator




④ Half VDD voltage generator




③ Negative substrate bias voltage generator . Level detector

(a) charge up & charge down event 3 M-



(a) Dynamic logic

charge up | logic transfer $V_{Pn} = V_{OH}$
 $= V_{DD}$



MP operates in saturation mode $\rightarrow V_{gs} > V_{th}$

$$Q_{in} = I_{sat} \cdot t$$

$$C_x \frac{dv}{dt} = \frac{k_n}{2} (V_{DD} - V_x - V_{TN})^2 \cdot \frac{1}{2} H$$

Integrate both sides

$$\int C_x \frac{dv}{dt} dt = \int \left(\frac{k_n}{2} (V_{DD} - V_x - V_{TN})^2 \right) \frac{1}{2} H dt$$

$$\int dt = \frac{2C_x}{k_n} \int \frac{V_x}{(V_{DD} - V_x - V_{TN})} dV_x$$

$$t = \frac{2C_x}{k_n} \left[\frac{1}{V_{DD} - V_x - V_{TN}} - \frac{1}{V_{DD} - V_{TN}} \right] \cdot \frac{1}{2} H$$

$V_{IN} = V_{OH} \rightarrow$ from 0 to V_{DD} pass transition to $\frac{1}{2} H$

goes from 0 to V_{DD}

$$C_x \frac{dv}{dt} = \frac{k_n}{2} (2(V_{DD} - V_{TN})V_2 - V_2^2) \cdot \frac{1}{2} H$$

$$\int dt = -2 \frac{C_x}{k_n} \int \frac{V_2}{2(V_{DD} - V_{TN})V_2 - V_2^2} dV_2$$

$$t = \frac{C_x}{k_n (V_{DD} - V_{TN})} \left[\ln \left[\frac{2(V_{DD} - V_{TN}) - V_2}{V_2} \right] \right] \cdot \frac{1}{2} H$$







Fig: variation of V_{out} as a function of time during logic transfer

Q6 CMOS Latch



(ii)
(a)


Linear delay model - Elmore delay model.

8H-

Elmore delay model

Treating one transistor as resistive we consider that chain of transistor can be replaced as an R C model (ladder).

Elmore delay model estimates the delay of an R C ladder as the sum over each node in resistance R_{n-i} below node i supply multiplied by capacitance on the node.



$$t_{DP} = \sum_i R_i C_i = \sum_{i=1}^N R_i \cdot \sum_{j=1}^{i-1} C_j - 2H^-$$


Linear model \rightarrow logical effort
propagation delay \rightarrow parasitic delay.
 Then $d = f + p$. $f \rightarrow$ propagation delay, $p \rightarrow$ parasitic delay.

$$f_d = g h \cdot \frac{t_{eff}}{t_{par}} \rightarrow \text{electrical effort} - 1H^-$$

effort delay

$$h = \frac{\text{const}}{C_{in}}$$

$$g = \frac{\text{slope of delay of gate}}{\text{slope of delay of inverter}} - 1H^-$$




$$C_{in} = 3$$

$$g = 3 b$$

4b

3/11 Meant gate with 9 capacitance




Capacitance \rightarrow Gate

$$C_{1A} = C_1 + C_{11} - 5C$$

$$C_{1B} = C_4 + C_{13} - 5C$$

$$C_{1C} = C_7 + C_{11} - 5C$$

$$\rightarrow C_3 + C_6 + C_9 + C_{10} = 9C$$



USN

I	D	B					
---	---	---	--	--	--	--	--



Wayanad Education Trust ®

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagodlu, Mysore Road, Bengaluru – 560074

www.dbit.co.in Ph. +91-80-28437028/29/30 Fax. +91-80-28437031



Department of Electronics and Communication Engineering

Internal Assessment Test-I Odd Sem AY 2021-22

Course Name: CMOSVLSI DESIGN

Course Code: 15/17TE73

Date: 19/11/2021

Semester & Section: 7 D

Max marks: 30

Time: 10.00 AM TO 11.00 AM

Note: Answer any Two full questions, choosing only One full question from each Module. Each full question carry maximum of 15 marks

Q No	Module-1 Questions		Marks	CO	RBTE
1	a	Explain Bi-CMOS fabrication in an n-well process	5M	2	L1
	b	Explain ideal VI characteristics of MOS transistor. Reduce expression of Id_s .	10M	1	L1
OR					
2	a	Design 3 i/p NOR Gate and Nand gate using CMOS logic	8M	1	L1
	b	Design the combinational logic circuit for $y = (AB+CD)$	7M	1	L1
Module-2 Questions					
3	a	Explain different steps in CMOS fabrication Process	10M	2	L1
	b	Explain steps involved in VLSI Design flow	5M	1	L1
OR					
4	a	Write a note on DC transfer characteristics of CMOS transistor	10M	1	L1
	b	Explain MOS Theory with neat diagram	5M	1	L1

Name & Signature of Course Instructor

[Signature]

Scrutinized by (Name & Signature)

- 1) *19/11/2021 (Dr. JPP)*
- 2) *19/11/2021 (Pn JEN)*
- 3) HOD- *19/11/2021*



Internal Assessment November 2021
SCHEME OF EVALUATION

Subject: 17TE23

Sub Code: CMOS VLSI design


Faculty Name: Bhargav A.B

Semester VI
Max Marks: 30


Q. No	SCHEME & SOLUTION	Marks
1a.	<p><u>BICMOS fabrication in an n-well process</u></p> <p>for diagram - 3 M, explanation (2 M)</p> <p>Explanation:-</p> <p>(1) Bipolar transistor :- are nPN & PNP, which have BCD 3 terminals Emitter base collector Emitter contact area Buried collector (2 M)</p> <p>(2) Two additional layers are added (1) $n+$ subcollector & $p+$ base layer.</p>	05m
1b.	<p><u>VI characteristic MOS transistor</u></p> <p>for graph - 2 M, derivation + condition</p> <p>I_{ds} expression - 3 M, derivation + condition</p> <p>$I_{ds} = \frac{q}{L} V_d$ (1)</p> <p>$I_{ds} = \mu C_o \frac{W}{L} [V_g - V_{th} - \frac{V_{ds}}{2}] V_{ds}$ (2)</p> <p>$I_{ds} = \beta [V_{gs} - V_t] (V_{ds}) V_{ds}$ (3)</p> <p>Cut off $V_{gs} < V_{th}$ (1 M)</p> <p>Linear $V_{ds} > V_{gs} - V_{th}$ (1 M)</p> <p>Saturation $V_{ds} > V_{gs} - V_{th}$</p> <p>$I_{ds} = \begin{cases} 0 & V_g < V_{th} \\ \beta (V_{gs} - V_t - V_{ds}) V_{ds} & V_{ds} < V_{sat} \\ \beta/2 (V_{gs} - V_t)^2 & V_{ds} > V_{sat} \end{cases}$ (1 M)</p> <p>$V_{ds} = 0.2, V_{ds} = 0.7, V_{ds} = 0.6$ (2 M)</p> <p>- derivation + condition</p>	10M

2a. 3 input NOR gate

NOR gate		
A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1



2b. Design $Y = (A + B + C + D)$



3. steps in fabr. action


For fabrication Steps - 05 M

for diagram & explanation - 05 M


(1) Wafer formation through Zochralski method
(2) Photolithography & positive photo lithography (5 M)

- (3) Well & channel formation / - Epitaxy, deposition, Ion implantation
- (4) Isolation : Shallow trench isolation
- (5) Gate / Source / drain / formation
- (6) Metallization & contact / - evaporation, sputtering, anti

steps: Doping, oxidation, lithography, Diffusion
Explanation: Etching Metallization. — 0.5 M
 photoresist.




3.b. VLSI design flow



4.a

DC Transfer Characteristic

10M



Q4

graph 3M

Condition 4M


Explanation 3M

A \rightarrow linear, C \rightarrow saturation
 B \rightarrow saturation D \rightarrow cut-off

Region	Condition	Pmos Linear	NMOS Cut-off	I/P
A	$0 \leq V_{in} \leq V_{th}$	Linear	Cut-off	$V_o = \frac{Vdd}{2}$
B	$V_{in} > V_{th} \& V_{in} < \frac{Vdd + Vth}{2}$	Sat	Linear	$V_o = \frac{Vdd}{2}$
C	$V_{in} = \frac{Vdd}{2}$	Sat	Sat	No I/O
D	$\frac{Vdd}{2} < V_{in} < \frac{Vdd - Vth}{2}$	Inv	Sat	$V_o > \frac{Vdd}{2}$
E	$V_{in} > V_{dd} - V_{tr} $	Cutoff	Inv	$V_o = 0$


- Types are:-
- (1) CMOS complementary Inverter
 - (2) Beta ratio effect.
 - (3) Noise margin $NM_H = (V_{OH} - V_{IH})$, $NM_L = (V_{IL} - V_{PL})$
 - (4) Ratiometric inverter transfer function
 - (5) Pseudo inverter
 - (6) Tristate inverter

Q1b. MOS theory. $V_g \geq 0$




Accumulation region

for drawing 3m
- 2m -



Depletion region


Explanation
condition
- 1m -



Inversion layer

Condition
cutoff $\rightarrow V_g < 0$
Linear $V_{gs} > V_{th}$
Saturation $V_{gs} > V_{th}$

I/P condition $\frac{1}{2} m$



OIP condition

for Linear $\rightarrow V_{ds} < V_{gs} - V_{th}$

Saturation $\rightarrow V_{ds} \geq V_{gs} - V_{th} + \frac{1}{2}m \cdot$ 5N

USN

1	D	B

Wayanad Education Trust ®

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagodu, Mysore Road, Bengaluru - 560074

Phone: +91-80-28417028/29/30 Fax: +91-80-28417031

Department of Electronics and Communication Engineering

Internal Assessment Test-II Odd Sem AY 2021-22

Course Name: CMOSVLSI DESIGN Course Code: I5/E7TE73

Date: 21/12/2021

Semester & Section: 7 D Max marks: 30

Time: 10.00 AM TO 11.00 AM

Note: Answer any Two full questions, choosing only One full question from each Module. Each full question carry maximum of 15 marks

QNO	Module-3 Questions		MARKS	CO	RBTL
1	a	Explain in detail about enhancement mode n-type transistor	5M	3	L1
	b	Explain the different types of contacts available in NMOS and CMOS logic along with lambda based design rules.	10M	2	L1
OR					
2	a	Draw the stick diagram & layout for $Y = AB+CD$ using CMOS technology.	8M	2	L1
	b	Explain BiCMOS deriver along with the mathematical	7M	2	L1
Module-4 Questions					
3	a	Derive expressions for rise time and fall time of a CMOS inverter	10M	2	L1
	b	Express the different device parameters w.r.t scaling factors $A_g, C_{0x}, C_g, Q_{on}, R_{on}$	5M	2	L1
OR					
4	a	Mention the types of Scaling models and Explain in detail about constant field scaling	10M	2	L1
	b	Illustrate the design process and approaches at different stages of design process	5M	3	L1

Name & Signature of Course Instructor

*Rohit
11/12/2021*

Scrutinized by (Name & Signature)

- 1) Dr. EPP *21/12/2021*
- 2) Mr. CIVS NKL *21/12/2021*
- 3) HOD- *15/12/2021*

Name of The Course: MOS VLSI design

Max Marks: 30

Course Code: IS/PA/TE-73

Faculty Name: Bharanya A. B.

Page No. 1
 Date 17/12/2021

Mark: 8



Q.No

SCHEME & SOLUTION



(1)

Enhancement mode n-type transistor

Diagram



Diagram



N type Enhancement transistor

Explanation Cores

- ① Enhancement mode is a type of transistor in which channel is present in the transistor
- ② The manufacturer provides channel in which the transistor will be working at $V_{GS} > V_{TH}$.
- ③ It will be have 2 region of operation
- ④ Linear region ④ Saturation region .

(2)

Different types of contact available in

NMOS & CMOS logic with I based explanation

I based design rules

① N diffusion - 2




② P diffusion - 2

③ n diffusion & diffusion - 3


④ P diff & n diff → LL
 poly silicon - 2

poly silicon


Diagram Cores




④ Metal to polysilicon a) metal to depletion




⑤ Min Separation b) w/ multiple cuts.



⑥ Via Contact from metal 2 to metal 1
minimum separation




⑦ Contact polysilicon to diffusion



2(b) BiCMOS driver. Along with mathematical expression. [1]


BiCMOS driver



Explanation (1)

(i) The BiCMOS driver can be operated with much smaller P/P voltage than NMOS transistor, $E_{ST}^{P/I}$. Sketch relatively large current.

$$\text{CMOS slope} = \frac{V}{I_d}$$



2 main components T_{in} & T_L .

T_{in} → Initial time necessary to charge the Base emitter junction Bipolar transistor








T_L → time taken to charge the O/P load Capacitance C_L

$$T = T_{in} + \frac{V}{I_d} (1/h_{fe}) C_L \quad (2) (1)$$


where h_{fe} - transistor current gain

T_{in} → time to charge up base / emitter junction


(2) a) $\overline{ef} = \overline{AB+CD}$. using CMOS logic.




(2 M)



(1 M)




O/P.



$\overline{AB + CD}$


Stick diagram

(4)



3(a) Expression for Rise & fall-time derivation.

Rise time Estimation



pMOS stays in saturation for entire charging of CL

1 M

Saturation current expression

$$I_{ds,p} = \beta_p (V_{gs} - |V_{tp}|)^2 \quad \text{--- (1)}$$

$$V_o = \frac{I_{ds,p} R_o}{2} \quad V_o = I_{ds,p} R_o$$

$$V_o = \left(\frac{I_{ds,p} t}{C_L} \right) \quad \boxed{\tau = R_o C_L} \quad \text{--- (2)}$$

$$R_o = \frac{I}{C_L Q} = \frac{t}{C_L Q} \quad \text{--- (2)} \quad V = I R \\ V = I_{ds,p} t$$


$$V_o = \frac{\beta_p (V_{gs} - (V + |V_{tp}|)^2) t}{2 C_L} \quad \text{--- (3)}$$

$$\boxed{t = \frac{2 C_L V_o}{\beta_p (V_{gs} - (V + |V_{tp}|)^2)}}$$

$t = t_r$ (rise time), when $V_o = V_{dd}$, $V_{gs} = V_{dd}$ at saturation, $V_{tp} = 0.2 V_{dd}$, then

$$\tau_r = \frac{2 V_{dd} C_L}{(0.8 V_{dd})^2 \beta_p} = \boxed{\frac{3.125 C_L}{\beta_p V_{dd}}}$$

$$\boxed{\tau_r = \frac{3 C_L}{\beta_p V_{dd}}} \quad \text{--- (A)}$$



1 M

$$I_{DSN} = \beta_n (V_{GS} - V_{TN})^2 \quad \text{--- 1}$$

$$V_{out} = \frac{I_{DSN}}{C_L} = \frac{\beta_n (V_{GS} - V_{TN})^2}{2} \times \frac{t}{C_L} \quad \text{--- 1}$$

$$t = \frac{2C_L V_D}{\beta_n (V_{GS} - V_{TN})^2} \quad \text{--- 1}$$

$$\text{When } V_o = V_{DD}, t = T_P, V_{GS} = V_{DD}, V_{TN} = 0.2 V_{DD}$$

$$\text{When } V_o = V_{DD}, t = T_P, V_{GS} = V_{DD}, V_{TN} = 0.2 V_{DD}$$

$$\boxed{T_f = \frac{3C_L}{\beta_n V_{DD}}} \quad \text{--- 1}$$

$$\boxed{\frac{T_r}{T_f} = \frac{3CL}{B_P V_{DD}} = \frac{\beta_n}{B_P}} \quad \text{--- 1}$$

3(b) Expression for A , C_{ox} , C_g , ρ_{on} , R_{on} . (5M)

(i) Area $A = L \times W$.

L & W are scaled by $\frac{1}{\alpha}$.

$\therefore A_g$ is scaled by $\frac{1}{\alpha^2}$.

(ii) $C_{ox} \rightarrow$ gate capacitance / unit area.

$$\boxed{C_{ox} = \frac{\epsilon_0 \epsilon_r}{d}} \quad \epsilon_{ox} = \epsilon_{ins} \epsilon_0 (\text{constant})$$

$$C_0 = \frac{1}{1/\beta} = \beta$$

$$\begin{aligned} (iii) C_g &= C_0 \cdot L \cdot W \\ &= \beta \cdot \frac{1}{\alpha} \cdot \frac{1}{\alpha} = \frac{\beta}{\alpha^2} \end{aligned} \quad \rightarrow C_g (\text{gate Capacitance})$$

Parasitic Capacitance C_L .

Carrier density in channel ρ_{on}

$$\boxed{\rho_{on} = C_0 V_{GS}} = \beta \cdot \frac{1}{\beta} = 1$$

$$\begin{aligned} (iv) R_{on} &= \text{channel resistance} \quad \boxed{R_{on} = L_W \cdot \frac{1}{\rho_{on} n_w}} \end{aligned}$$

$$R_{on} = \frac{V_{dd}}{I_s} \times t = 1. \quad n \rightarrow \text{constant}$$

$R_{on} = 1$

4(a) Constant field Scaling

Parameter

constant E

table (N)

- V_{DD} - Supply voltage — $\frac{1}{L}$
- L - channel length — $\frac{1}{L}$
- W - channel width — V_L
- D - Gate oxide thickness — V_d
- A_g - Gate area — $\frac{1}{W^2}$
- C_{ox} - Gate C per unit area — $\frac{1}{L^2}$
- C_x - parasitic capacitance — $\frac{1}{L}$
- N_{on} - carrier density — 1
- R_{on} - Channel resistance — 1
- I_{DSS} - saturation current — $\frac{1}{L}$
- A_c - conductor area — $\frac{1}{L^2}$
- J - current density — $\frac{1}{L}$
- V_{DD} - logic 1 level — $\frac{1}{L}$
- E_{tg} - switching Energy — $\frac{1}{L^3}$
- P_g - power dissipation per gate — $\frac{1}{L}$
- N - Gate [unit area] — L^2
- P_a - power dissipation/unit gatearea — 1
- T_d - gate delay — $\frac{1}{L}$
- f_o - max operation freq. — $\frac{1}{L}$

Explanation

- ① Each dimension will be scaled down along with the L, W, tox, x_d, V_{DD}, I_S in constant field scaling.

4
 b) Stages of Design process

Design process stages are follows.

- ① Convention circuit symbol
 - ② logic Symbol
 - ③ music layouts
 - ④ stick diagram
 - ⑤ Architectural block diagram
 - ⑥ floor plan
 - ⑦ Any combination of logic Symbol
- stick diagram is convenient at a particular stage.

process

- ① structural design
- ② functional division / subdivision
- ③ top down approach
- ④ Coupling submodule interaction
- ⑤ physical partitioned
- ⑥ Adaptation to new process must occur in short time - time to market

USN

1	D	B						
---	---	---	--	--	--	--	--	--



Wayanad Education Trust ®

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagodu, Mysore Road, Bengaluru – 560074

www.dbit.co.in Ph: +91-80-28437028/29/30 Fax: +91-80-28437031

Department of Electronics and Communication Engineering
Internal Assessment Test-III Odd Sem AY 2021-22



*M
29/01/2022*

Course Name: CMOSVLSI DESIGN

Course Code: 15/17TE73

Date: 28/01/2022

Semester & Section: 7 D

Max marks: 30

Time: 10.00 AM TO 11.00 AM

Note: Answer any Two full questions, choosing only One full question from each Module. Each full question carry maximum of 15 marks

QNo		Module-3 Questions	MARKS	CO	RBTL
1	a	Explain 4×4 structure of a barrel shifter with a neat diagram.	5M	4	L2
	b	Implement an ALU function with an Adder	10M	3	L3
OR					
2	a	Write a note on FPGA architecture	8M	3	L1
	b	Design a general 4 Bit adder	7M	4	L2
Module-4 Questions					
3	a	Explain diagram of built in self-test with diagram	10M	5	L2
	b	Explain pseudo random sequence generator with diagram	5M	5	L1
OR					
4	a	Explain the scan design techniques	10M	5	L2
	b	List out the manufacturing test principles	5M	5	L1

Name & Signature of Course Instructor

[Signature]
(31/1/2022)

Scrutinized by (Name & Signature)

- 1) DR. JPP *[Signature]* 18/01/22
- 2) DR. CWS *[Signature]* 13/01/22
- 3) HOD- *[Signature]* 24.01.22

DON BOSCO INSTITUTE OF TECHNOLOGY
 Kumbalagodu, Mysore road, Bangalore -74
Department Of Electronics and Communication Engineering

480
24-01-22

18/01/22
P/L
13/01/22

Subject: CMOS VLSI Design.



Sub Code: 15117 TE73


Faculty Name: Bhavya A.B

Internal Assessment November 2021
 SCHEME OF EVALUATION


M
24/01/22

Semester 7th D.
 Max Marks: 30 M


Q. No	SCHEME & SOLUTION	Marks
(a)	<p>4x4 barrel shifter</p>  <p>Diagram illustrating the shifting logic:</p> <p>Input: 1234 2341 3412 4123</p> <p>Shifts (S): 1, 2, 3, 4</p> <p>Outputs (O): 0110011 → 1101100</p> <p>Notes: right(2), Left + by(3)</p>	5M
(b)	<p>Implement ALU function with an <u>Adder</u></p>  <p>Address Bus data bus.</p>	10M




- ① 1st operation from Reg to ALU to stored
- ② 2nd operand —||— ||— operation E.g H —
- ③ Operand are used with ALU operation E.g H —
- ④ Result is produced & stored in ALU.
- ⑤ Result is passed through shifter & stored







2a. FPGAs architecture




General Structure of FPGAs Fabric.



Q. No.	SCHEME & SOLUTION	Marks
2b	A adder or 4 bit + .	7M
	<u>standard adder</u>	
		
	power	
		-3H -
②	L-bit we need to consider 4 adder Element to produce 20/p → sum of L-bit size → carry of 1-bit . $S = \sum_{k=0}^{L-1} C_k + H_k C_{k+1}$	2H -
	$C_k = A_k B_k + H_k C_{k-1}$	
	$H_k = A_k^T B_k + A_k B_k^T$	
	$C_k = A_k B_k + H_k C_{k-1}$	
③	Pseudo Random Sequence generator	5M
		-2H -
④	$f(x) = 1 + x + x^2$	
	PR's can produce the polynomial function	
		-1H -
	Pseudo Random Sequence generator	-2H -

- 3
- (*) PRBS is defined by polynomial of some length n . It is generated from LFSR.
 - (*) LFSR made up of n flipflop connected in series.
 - (*) O/P of NOR fed back to i/p of LFSR.
 - (*) n bit LFSR can be connected into m bit CFSR by adding $n - 1$ i/p NOR gate

3a Built in self test BIST! —
S-DFT based design. —10M—



$C10 \rightarrow$ reset mode

$C11$ — Normal mode


$C01$ — Test mode


$C00$ — Scan mode —2H—


These are the various comparison which provide package that support BIST.


SCHEME & SOLUTION


Q. No. based Scan design

a 

b 

c 


d 

e 

4(b) Manufacturing test principles

54

① Fault Model:



② Observability :- Ability to determine the signal value at any node in a CKT by controlling the CKT I/P & O/P

③ Controllability:

Ability to establish signal value at any node

④ Fault coverage:- measure of goodness of a set of test vector

⑤ Automatic test pattern generator, - tools used for testing.

⑥ Delay fault testing:- failure occurs in CMOS affects the timing but not the function.

- 1 M -

WAYANAD EDUCATION TRUST (R)
DON BOSCO INSTITUTE OF TECHNOLOGY
Mysore Road, Kumbalagodu, Bengaluru - 560074



BLUE BOOK

Name: V.LKAS.T.N.....

USN: 10DBIBECLST SI.No..... (for First year - Students only)

Subject: MLSI Design Subject Code: LBEC72.....

Branch: ECE..... Semester: 3rd Section: C.....

Test No	Date	Max. Marks	Marks Obtained	Signature of the Faculty
I	18/11/2021	30	30	<i>B20111</i>
II	20/12/2021	30	29	<i>B20112</i>
III	21/01/2022	30	28	<i>B20113</i>
IA Marks (Average of best two test marks)		<u>A0</u>	<u>29+10</u>	<i>(69/10)</i>

V.LKAS.T.N
Signature of the Student

(B20111)
Signature of the Faculty


18/11/2021

Lit
18/11/21

I. A-01.

2-b.


Steps involved in VLSI Design flow.



2a. Operation of D-latches and D-flip-flop.


→ D-latches

- The D-latches are designed using two input multiplexer and 2 inverter including in the circuit as shown below




T-F \Rightarrow		D	Q	\bar{Q}
0	0	0	1	
1	1	1	0	

The above multiplexer can be designed using two transmission gates and the inverter.




The above is the use of transmission gate to design multiplexer


- when $clk = 1$, the 1st transmission gate will turn ON and the output will be Q and it is same as D .
- when $clk = 0$, the 2nd transmission gate will turn ON and the last previous value of D will be trapped inside.



\Rightarrow when $clk = 0 \Rightarrow$







The D-latch is level triggered and
 works when the level is high the $clk=1$
 and level is low the $clk=0$. Because
 of this they there will be delay in
~~to~~ D/latch flop the output with respect to the time of clk
 • This ~~D/latch flop~~ is edge triggered.
 respect to the time of clk
 pulse. To over come there is a flip-flop
 which is used:



→ D-flipflop

- The d-flipflop is made up using two latches and using the two level triggered. it can be working on edge triggered.



①

Master

→ Negative-level
sensitive

Slave


→ positive-level
sensitive

- when $clk = 0$, the master g-side gets D and it is negative-level sensitive and the value in D comes to \overline{Q} and convert the value to trapped state in clock i.e. that's in the slave

- when $\text{clk} = 1$, the slave part gets active and the value in \bar{Q} gets passed to Q and thus the movement from D to Q . this is positive-level sensitive.
- Thus ~~it is~~ in latch there will no delay caused with respect clk pulse.

3.a.


- 3 input NOR gate.



If the nmos resistance is connected in parallel either of them can be high to get ON and in pmos since it is series all the input should be low to turn off the pmos.


- 3 clp NMOS gate.

$$y = \overline{A \cdot B \cdot C} V_{DD}$$



• Here to turn ON the nmos, all should be ON since they are connected in series and in pmos either 1 can be ON to connect to or turn ON.

3b. $y = \overline{AB + CD} V_{DD}$



Lecture
20/12/24
SGD

T.A.-02.

1b. Lambda based layout design rule:

- It is based on single parameter λ
- λ is the half of the drain transistor channel length
- where channel length is the distance between source and drain
- It is measured in microns and value should be above 0.1 μm
- design rules

1. The metal and diffusion must have minimum width and spacing of 4λ

2 contacts are $2\lambda \times 2\lambda$ and the spc 3λ layer above and below


3. Polysilicon layer must be having width of 2λ

4. Polysilicon and contact must be spaced with 3λ with other polysilicon or contact

5. Poly ~~silicon~~ overlaps diffusion with 2λ where the transistor is drained and spacing of 1λ where there is no transistor drain


6. nwell is surrounded by pmos by 6λ and around the nmos by 6λ

7 pmos will be wider than nmos because the movement of holes is slower than electron and thus generates the current




1a n-well CMOS fabrication process


- Here we will be taking p-substrate and will be performing n-well fabrication




- Next we will be performing oxidation at nearly 1000°C and deposit silicon oxide layer over substrate




- Next photolithography layer process will be performed




- The random photorist mark will be masked to etched ~~for~~^a window for n-well




- The part or window required for etch & formation of n-well will be etched and photolith layer will be removed




- Using ion-implantation and diffusion the n-impurities will be added which forms n-well




- Again the polysilicon layer will be formed above so that other further process should not damage the well.




- Masking will be done using photoresist for the gate will be formed.




- Next we will be adding source and drain i.e. p+ with ion implantation and diffusion




- similarly god etching will be done for gate formation and source and drain for n-MOS



- Finally after metallization will be performed over the wafer for metal contact



etching will be done for removing the unwanted contact




10

- Hence the formation of cmos any n-well process is done

3.b. BIST - Built in self test

• It is the test performed self in order to check the by generating random code and thus this method is used



8

$$fig = 1 + n + n^2$$

Clk





fig: PRSH

- The PRG is used in PRG.
 - Pseudo Random Sequence Generator
 - where it generates the random sequence that is given to an IP and OIP is observed and tested
- present state } 0...00
 next state } 0...0@1
- Further after the procedure
- present state } 100...0
 next state } 00...0

3a. Manufacturing test principle:

- It is one of the main test principle performed prior to manufacturing of any TUs
- Let us consider a combination cell which has n inputs and n outputs



- The combination cell will be converted to sequential cell by adding registers in m buses or busines from top up

- The principles are

- Fault model: It identifies where the fault is and its impact for an circuit

The most commonly used are

(i) stuck-at and (ii) short circuit / open circuit

(ii) stuck-at can be of two types

stuck-at²⁴⁷ (stuck-at-0 on S-A-0)



or stuck-at one (stuck-at-1 on S-A-1)

It happens when power is connected

to VDD or ground is connected to VDD

or any metal to metal contact happens

(iii)



(ii) short circuit / open circuit

where there is short or open

S-A-0 in the figure both open will be

or no use





fig (B) shows the open circuit when
there is the case it converts
combinational to sequential circuit
and do more forth.

2. observability

↳ It is observability where there is change in degree of node at output or and IC and it is used to test large number of test cases around output.

3. controllability:

It is the measure of ease of node changing the 1 to 0 state and it depends on the how the state can be changed.

4. fault coverage:

It detects the fault occurrence of the output or at the CLK and is it a 1 or internal node in which is erroneous or controlled.


5. ATPG

↳ It is automatic test pattern generator where it automatically generates the test sequence for large or complex CLK that has to be tested.


6. Delay fault:

↳ It is a one that occurs at CLK where when there is open CLK or anything like that it will just cause the delay but not alter the function of that circuit.


for example consider a nmos inverter when we open the d₂ at a one nmos there will be no much change or there will be no change in functionality except there will only time change i.e. delay is raised



CMOS inverter



CMOS inverter with
open at nmos which cause
only time delay




BUT

TML
reg
27/1

27/01/2022

I.A - 0.3

1a. Random Access Memory Array Organization



- This is the array organization of Random Access Memory organization.

- It has total of ~~$2^m \times 2^N$~~ memory cells in vertically as well as horizontally mannerly arranged and .

- There 2^m column of bit lines and

2^N rows of word lines.

- The memory cells now is connected to many other cells of same row and one column similarly cells are connected in row to other memory cells in the same row and one in column.
- The memory cells in the block, each cell is connected to bit line and word line.
- Hence any cells can be accessed irrespective of the memory cell location.
- The word lines in row are connected to word line drivers that are connected to word line decoder where the input will be from external through word line decoder.
- Similarly bit lines in column are connected to Data line control signal which is connected to bit line decoder where input from external will be through bit line decoder bit.

• And then whole thing is connected to chip interface where it will be controlled by chip control signal and the data in and the address will from external should pass through this chip interface.

• Once the input is given from external ie if the external has sent some address location.

• The bit address is sent to bit line and word line decoder and through bit line and word line decoder bits.

• Decoder will decode and send the location details to word line driver and data line control signal.


• They directly take that memory cells into consideration and perform necessary task in read and write operation.

• Hence, it is in the array form hence it is called as Random Access memory Array organisation.

4a.

Elmore Delay Model:

- let us consider all the 'ON' transistor as resistor, and hence all the chain of transistor can be considered as RC ladder
- Elmore delay model estimates the delay of RC ladder as sum of the nodes at the ladder of resistance R_{n-i} between node and source multiplied by the capacitance in RC ladder



$$\left. \begin{aligned} t_{\text{dep}} &= \sum_{i=1}^n R_i C_i \\ t_{\text{dep}} &= \sum_{i=1}^n R_i \sum_{j=i}^n C_j \end{aligned} \right\}$$

8

Linear Delay Model:

- The propagation delay of the gate can be written as

$$d = f + p$$

p where, $p \rightarrow$ parasitic delay inherent gate when there is no load attached.

$f \rightarrow$ delay effort delay or static effort which is dependent on complexity and favour

$$f_d = gh$$

where,

$h \rightarrow$ electrical effort or favour (when h identical all of sets)

when h is not identical to gate

then

$$h = \frac{C_{out}}{C_{in}} \rightarrow \text{capacitance at output node being driven}$$

input capacitance of gate

let us consider one side drive, i.e.

drive is reciprocal of resistance

$$\text{drive} = \frac{1}{R} = \frac{V}{I}$$

representing driver in terms of drive


$$d = \frac{C_{out}}{C_{in}} \cdot \frac{V}{I} + d_p$$

Logical effort : It is defined as ratio of up capacitance of gate to the ratio of up capacitance of inverter

denoted by g , where

$g = \underline{\text{slope or delay of gate}}$

~~slope of delay of inverter~~



Logical effort for common gates,


type	1 to 0 or Input					"
	1	2	3	4	n	
inverter	1	-	-	-	-	"
NAND	-	$4/3$	$5/3$	$6/3$	$2n/3$	
NON	-	$5/3$	$7/3$	$9/3$	$2n+1/3$	
tri-state	2	2	2	2	2	
exor/exnor	4,-	5,6	6,10,6			

Parasitic delay :- If is define as delay of gate when drives a zero load and can calculated by nc

delay model

	1	2	3	4	n
inverter	1				
NAND		2	3	4	n
NON		2	3	4	n
tri-state	2	4	6	8	$2n$

4b 3 input NMOS gate w/L \rightarrow
 PMOS ($\sim 2:1$), NMOS ($\sim 3:1$)



If ~~seed~~ gate is short here


at A, B, C $\Rightarrow 2+3=5$ and

output $2+2+2+3 = 9L$


and the capacitance connected
to rail can be neglected.

Here, the reduced circuit
will be





1.b. write operation of SRAM



- During write operation, there should be changes made in the SRAM compared to previous value

- When the input is 0 the voltage (1) is V_{DD} and voltage (2) is 0.
- When M_1 and M_2 are in active state, due to charge difference in capacitance C_1 and voltage (2) is different and capacitance and voltage (1) does not make any change.
- The transistor M_3 and M_4 should be active, and voltage should be near or more than threshold value.
- When voltage is more than threshold value the transistor M_2 data is present in it will get corrupted and new data can be inserted.
- If we send the value to be high or low that has to be written and after the completion of that the input is the capacitance get discharged back to voltage (2) and now the data is written to SRAM.
- Hence, the write operation takes place as mentioned in above process.

26

30

28[0]